## BEST AVAILABLE COPY

**PCT** 

#### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: H01L 21/3063, 21/306, B81C 1/00, C25F 3/14

(11) International Publication Number:

WO 99/45583

(43) International Publication Date: 10 September 1999 (10.09.99)

(21) International Application Number:

PCT/NL99/00111

(22) International Filing Date:

2 March 1999 (02.03.99)

(30) Priority Data:

1008441 1010234 2 March 1998 (02.03.98) NL

2 October 1998 (02.10.98)

(71) Applicant (for all designated States except US): STICHTING VOOR DE TECHNISCHE WETENSCHAPPEN [NL/NL]; Raadstede 15/19, NL-3431 HA Nieuwegein (NL).

(72) Inventor; and

(75) Inventor/Applicant (for US only): TJERKSTRA, Rint, Willem [NL/NL]; Benninkburg 49, NL-7511 MC Enschede (NL).


(74) Agent: VAN BREDA, Jacques; Octrooibureau Los en Stigter B.V., Weteringschans 96, NL-1017 XS Amsterdam (NL).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

#### **Published**

With international search report. In English translation (filed in Dutch).

(54) Title: METHOD FOR ELECTROCHEMICALLY ETCHING A P-TYPE SEMICONDUCTING MATERIAL, AND A SUBSTRATE OF AT LEAST PARTLY POROUS SEMICONDUCTING MATERIAL



#### (57) Abstract

The invention relates to a method of electrochemically etching a p-type semiconductor material, characterized by the following steps: a) the application of mask material on a substrate of the p-type semiconductor material; b) the local removal of the mask material; and c) placing the substrate with the mask into a corrosive electrolytic solution while simultaneously applying a current density through the substrate; wherein the current density during step c) is adjusted alternatingly to a high value causing the semiconductor material to be completely etched away, and a low value corroding the semiconductor material such as to become porous.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑÜ	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
ВВ	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	1L	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Кепуа	NL	Netherlands	YU	Yugoslavia
СН	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ.	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Suđan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 99/45583 PCT/NL99/00111

Method for electrochemically etching a p-type semiconducting material and a substrate of at least partly porous semiconducting material

The invention relates to a method of electrochemically etching a p-type semiconductor material.

Such a method is disclosed in the article "Porous Silicon: Microstructure, Optical Properties and Application to Light Emitting Diodes" by Y. Kanemitsu, T. Matsumoto, T. Futagi and H. Mimura, published in "Porous Silicon", World Scientific Singapore (1994), pages 363-367. This publication describes the fabrication of freestanding porous silicon in an electrochemical cell. To this end a p-type silicon substrate is exposed to a potential difference which is applied to the substrate, while the substrate is introduced into a solution of hydrogen fluoride (HF). During etching, a constant current density is applied for a predetermined period of time, after which the current density is abruptly increased to etch off the porous silicon from the substrate. The porous silicon is subsequently rinsed.

In accordance with the invention a method is now proposed for electrochemically etching a p-type semicon20 ductor material, comprising the following steps:

- a) the application of mask material on a substrate of the p-type semiconductor material;
  - b) the local removal of the mask material; and
- c) placing the substrate with the mask into a corrosive electrolytic solution while simultaneously applying
  a current density through the substrate, the current density during step c being adjusted alternatingly to a high
  value causing the semiconductor material to be completely
  etched away, and a low value corroding the semiconductor
  material such as to become porous.

In this manner a totally new product is provided which is equipped with specific microstructures, as will be explained below.

The invention is therefore also embodied in a substrate of at least partly porous semiconductor material coated with mask material. According to the invention the mask material is characterized in that on the substrate side, the mask material has at least a structure of porous semiconductor material defining a channel that is free of semiconductor material. Such a substrate can be fabricated by the method according to the invention.

As already mentioned, a substrate of this kind is completely novel. There are various useful prospective applications for such a substrate because the channel is at least partly defined by the porous semiconductor material. Such a substrate may be used, for instance, as a tubular sieve, as  $\mu$ -battery, as carrier material for a catalyst, as ion exchanger, as dosing system, but other applications are also conceivable. The above description must therefore be understood as enumeration and not as limitation.

ized satisfactorily by an embodiment in which the high current density value is above a critical current density value, and the low value is below the critical current density value, wherein - at least in the case of silicon - the critical current density value is determined at approximately half the height of the first peak in the current voltage curve of the substrate when the same is placed in the electrolytic solution. For semiconductors other than silicon, this may be performed in a similar manner.

It has been proven to be useful to determine the critical current density value depending on the concentration in the electrolytic solution, such that at a higher concentration a higher critical current density value is chosen.

Conceivably the method in step c commences by etching away the substrate by applying a high current density value followed by the alternating application of a low current density value and then a high current density value. However, preferably the current density is first

set at the low value and after a predetermined first period of time is set at the high value which is maintained for a predetermined period of time, after which etching is discontinued. In this way the porous wall of the channel to be realized is applied directly to the mask material, which provides a more stable structure. If complete etching of the substrate is commenced in step c, it is also possible to use another technique such as plasma etching or KOH etching instead of the above-described method of electrochemical etching at high current density.

In a further aspect of the invention it is desirable to set the low current density to a value that depends on the desired pore size, such that for a large pore, the low current density value is adjusted to a high setting.

According to an interesting embodiment, the current density is first set at the high value, and after a predetermined first period of time it is set at a low value which is maintained for a predetermined second period of time, after which the current density is set at the high value and after a predetermined third period of time, etching is discontinued.

This method allows a porous structure to be formed at some distance removed from the original substrate sur-

The invention also relates to a method which is characterized in that preceding step a)

- i) a groove structure is made into the substrate;
- ii) the groove structure is filled with a material which under the conditions described in step c) is substantially unaffected and which, in comparison with the substrate material, conducts current poorly or not at all; and
- iii) the substrate is coated with as mask material in step a) a material that under the conditions described in step c) is substantially unaffected and which, in comparison with the substrate material, conducts current poorly or not at all.

Such a method allows the fabrication of smooth structures. In addition, such structures are connected with a material located in the interior of the substrate body, rendering the structures less fragile. The groove structure may conveniently be a groove structure extending all round, defining a substrate column.

The invention also relates to a substrate with a substantially partly porous semiconductor material that can be fabricated by the method described above. Said substrate is characterized in that the substrate has at least one structure of porous semiconductor material comprising two substantially planar-parallel surfaces and which over its circumference is defined by and connected with a wall formed from wall material whose composition differs from that of the porous semiconductor material, with the planar-parallel surfaces being over at least a portion of their surface free from substrate and from the wall material.

In general, the product obtained by the method is pre-eminently suited for applications in micromachining, with the result that miniaturization of products in, for example, the above-mentioned fields of application is in the offing. The reduction in cost that can be realized thanks to the invention, may motivate a series of new products which, because of the low cost, could also be single-use products.

The invention will now be explained in more detail with reference to the drawings, which

in Figs. 1 and 2 show the product according to the 30 invention in two alternative embodiments; and

in Fig. 3 illustrate a method for the manufacture of a product according to the invention.

In Figs. 1, 2 and 3 reference number 1 indicates a substrate of p-type semiconductor material, for example p-type silicon. However, it is also possible to use other porous electrochemical etching material for this purpose. This p-type silicon is coated with mask material 2. Into the mask material 2 a hole is made locally to allow etching of the substrate 1. In a manner that is known, the

substrate 1 is for this purpose provided with a potential difference by applying a positive voltage to the side of the substrate 1 that faces away from the mask material 2. The negative potential is applied to the side of the mask 5 material 2. As mask material 2 it is possible to use, for example, n-type silicon or silicon nitride. During the etching operation the current density through the substrate is set such as to alternate between a high value whereby the semiconductor material is etched away com-10 pletely, and a low value whereby the semiconductor material is etched such as to become porous. When commencing the process for completely etching away that is to say when a high value of current density is being applied, the structure shown in Fig. 1 will ensue. Under the mask 15 material, this structure is provided with a channel 4 which is partly defined by an arched structure 5 of porous semiconductor material. Due to alternation of said current densities the channels 6 and 7 are realized, which are still separated from one another by a further arched 20 structure 8 of porous semiconductor material.

The low value and the high value of the current density are determined in relation to a critical current density such that the high value of the current density lies above the critical value of current density, and the 25 low value lies below the critical value of current density. The critical current density value is set at approximately half the height of the first peak in the current density curve of the substrate when the same is placed into the electrolytic solution. Said critical current den-30 sity value is then preferably determined subject to the concentration of the electrolytic solution such that at a higher concentration of the electrolyte, the critical current density value will also be chosen to be higher. In the porous-etching step, where the current density is set 35 at a low value, it is possible to influence the pore size by a suitable selection of the low value of current density. This is done such that for a large pore the low current density value is adjusted to a high setting.

Fig. 2 shows the product to be obtained according to the invention when the procedure commences in step c with the application of a low current density value. In this way, first a portion of porous semiconductor material 5 9 is formed. Subsequent etching at high current density will form a channel 10 deeper down, which in turn may be defined by an arched structure 11 of porous semiconductor material that was formed by etching at a low current density following the preceding complete etching performed to 10 form channel 10. Finally, the porous etching step may be succeeded by another complete-etching step during which channel 12 is formed. The said arched structures are attached to the mask material 2. Suitable selection of the application periods of low and high current densities res-15 pectively, allows the dimensions of the channels and the arched structures of porous semiconductor material defining said channels, to be adjusted. It should be noted that the porous silicon of the arched structures may optionally be provided with a coating, or be converted into silicon 20 oxide, silicon nitride, silicon carbide, or metal silicides in manners that are known to the person skilled in the art, and which require no further explanation. By suitably selecting the process conditions under which porous etching takes place, the pore sizes in the porous 25 silicon may be adjusted to a diameter of a few nanometres to several hundred of nanometre.

#### Example 1

A wafer of semiconductor material for etching or porous etching respectively, is introduced into an electrolyte of hydrogen fluoride. The strength of the porous structures depends, among other things, on the degree of doping of the silicon substrate. A suitable doping value for the silicon is, for example, approximately 10<sup>19</sup>

35 atoms/cm<sub>3</sub> (specific resistance 0.01 - 0.018 Ωcm). The critical current density value i<sub>crit</sub> is then determined at approximately half the height of the first peak in the current voltage curve of the substrate after its introduction into the electrolyte. If the above-mentioned hydrogen

fluoride is used as the electrolyte, the resulting values are as shown in the table below.

5	[HF] (%)	i <sub>crit</sub> (mA/cm <sup>2</sup> )
	10	75
	5	22
	1	3

10

#### Example 2

Fig. 3 schematically shows how a substrate can be provided with a smooth structure of porous semiconductor material. A slice of silicon 1 is first provided with a 15 groove structure 13 (Fig. 3a); in the present example it is a groove extending all round so that it defines a substrate column. The groove structure 13 is shaped as a square. The groove is 5  $\mu m$  wide and 60  $\mu m$  deep. By means of LDCVD, the silicon substrate is then coated with a lay-20 er of silicon nitride 14, thereby filling the groove structure 13 with silicon nitride (Fig. 3b). Subsequently, using the RIE process which is well-known in the field, an opening 3 is etched into the silicon nitride layer 14. Then silicon is removed at high current density (Fig. 3d), 25 and porous silicon is formed at low current density (Fig. 3e). The result, after the subsequent removal of silicon by using a high current density, is a smooth structure 5 formed of porous silicon (Fig. 3f).

To the person skilled in the art it will be obvious 30 that a variety of embodiments are possible using this method, which are all deemed to be within the scope of the invention. The current density may, for instance, be gradually increased or decreased during the formation of the porous structure 5. This results in an asymmetrical pore distribution over the porous structure 5. By means of, for example, a vacuum, the space 15 under the structure 5 can

be filled with a liquid comprising, for example, a protein or a drug. Furthermore, in the space 15 the substrate 1 may be provided with an electrode, and on the external surface, for example, around the porous structure 5, with a counter electrode. By applying a voltage to the two electrodes, controlled release of the protein or the drug may be effectuated.

#### CLAIMS

- 1. A method of electrochemically etching a p-type semiconductor material, characterized by the following steps:
- a) the application of mask material on a substrate 5 of the p-type semiconductor material;
  - b) the local removal of the mask material; and
  - c) placing the substrate with the mask into a corrosive electrolytic solution while simultaneously applying a current density through the substrate;
  - wherein the current density during step c is adjusted alternatingly to a high value causing the semiconductor material to be completely etched away, and a low value corroding the semiconductor material such as to become porous.

10

- 2. A method according to claim 1, characterized in 15 that the high current density value is above a critical current density value, and the low value is below the critical current density value, wherein the critical current density value is determined at approximately half the 20 height of the first peak in the current voltage curve of the substrate when the same is placed in the electrolytic solution.
- 3. A method according to claim 2, characterized in that the critical current density value depends on the 25 concentration in the electrolytic solution, such that at a higher concentration a higher critical current density value is chosen.
- 4. A method according to one of the claims 1-3, characterized in that the current density is first set at 30 the low value and after a predetermined first period of time is set at the high value which is maintained for a predetermined period of time, after which etching is discontinued.
- 5. A method according to one of the claims 1-3, 35 characterized in that the current density is first set at the high value, and after a predetermined first period of


10

PCT/NL99/00111 WO 99/45583 10


time it is set at a low value which is maintained for a predetermined second period of time, after which the current density is set at the high value and after a predetermined third period of time, etching is discontinued.


- 6. A method according to one of the claims 1-5, characterized in that the low current density is set to a value that depends on the desired pore size, such that for a large pore, the low current density value is adjusted to a high setting.
- 7. A method according to claim 1 and one of the claims 5 or 6, characterized in that preceding step a)
  - i) a groove structure is made into the substrate;
- ii) the groove structure is filled with a material which under the conditions described in step c) is sub-15 stantially unaffected and which, in comparison with the substrate material, conducts current poorly or not at all.
- 8. A substrate of at least partly porous semiconductor material coated with mask material, characterized in that on the substrate side, the mask material has at 20 least a structure of porous semiconductor material defining a channel that is free of semiconductor material.
- 9. A substrate with at least partly porous semiconductor material, characterized in that the substrate has at least one structure of porous semiconductor material 25 comprising two substantially planar-parallel surfaces and which over its circumference is defined by and connected with a wall formed from wall material whose composition differs from that of the porous semiconductor material, with the planar-parallel surfaces being over at least a 30 portion of their surface free from substrate and from the wall material.











## INTERNATIONAL SEARCH REPORT

etional Application No PCT/NL 99/00111

A. CLASSIF IPC 6	FICATION OF SUBJECT MATTER H01L21/3063 H01L21/306 B81C1/	′00 C25F3/14	
According to	o International Patent Classification (IPC) or to both national class	sification and IPC	
	SEARCHED		
Minimum do IPC 6	ocumentation searched (classification system followed by classific HO1L C25F B81C	ication symbols)	
	tion searched other than minimum documentation to the extent th		
Electronic d	tata base consulted during the international search (name of data	a base and, where practical, search terms used	,
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	e relevant passages	Relevant to claim No.
X	BEHREN VON J ET AL: "PROPERTIE ULTRATHIN FILMS OF POROUS SILIC JOURNAL OF VACUUM SCIENCE AND PART B, vol. 13, no. 3, May 1995, page: XP000537393 see page 225, column 1, paragra column 2	CON" TECHNOLOGY: s 1225-1229,	1
A	US 5 139 624 A (SEARSON PETER 6) 18 August 1992 see column 4, line 11 - line 2 see column 5, line 45 - line 6 see column 7, line 13 - line 2 2,8	9 4	1,2,6
	and the continuation of box C	Petert family members are liste:	d in annay
*A* docum cortain filling *L* docum which citatit *O* docum other *P* docum later  Date of the	inther documents are listed in the continuation of box C.  categories of cited documents:  ment defining the general state of the art which is not sidered to be of particular relevance or document but published on or after the international grate ment which may throw doubts on priority claim(s) or this cited to establish the publication date of another tion or other special reason (as especified)  ment referring to an oral disclosure, use, exhibition or ar means ment published prior to the international filling date but rithan the priority date claimed  the actual completion of the International search	Talter document published after the into or priority date and not in conflict with cited to understand the principle or to invention  The document of particular relevance; the cannot be considered novel or carrivinvolve an inventive step when the discument of particular relevance; the cannot be considered to involve an inventive step when the discument is combined with one or ments, such combination being obvious the art.  The document member of the same pater  Date of mailing of the international state of the considered to involve and in the art.	ternational filing date in the application but heory underlying the ctaimed invention of be considered to locument is taken alone ctaimed invention inventive step when the nore other such docu- ous to a person skilled
<u> </u>	d mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rijswijk  Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,	Authorized officer  ACCO , S	

## INTERNATIONAL SEARCH REPORT

extional Application No PCT/NL 99/00111

		PC1/NL 99/0011	*
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevan	t to claim No.
A	VINCENT G: "OPTICAL PROPERTIES OF POROUS SILICON SUPERLATTICES" APPLIED PHYSICS LETTERS, vol. 64, no. 18, 2 May 1994, pages 2367-2369, XP000440967 see page 2367, column 1, line 37 - column 2, line 4; figure 1	1	,5,9
A	TJERKSTRA R W ET AL: "Etching technology for chromatography microchannels" ELECTROCHIMICA ACTA, vol. 42, no. 20-22, 1997, page 3399-3406 XP004086710 see the whole document	_ 1	<b>-8</b>
P,A	DE 196 53 097 A (KERNFORSCHUNGSANLAGE JUELICH) 2 July 1998	9	)
			•

1

## INTERNATIONAL SEARCH REPORT

information on patent family members

attonal Application No
PCT/NL 99/00111

Patent document cited in search report		Publication date	Patent family member(s)		date
US 5139624	Α	18-08-1992	NONE		
DE 19653097	A	02-07-1998	MO	9828781 A	02-07-1998

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.